aboutsummaryrefslogtreecommitdiffhomepage
path: root/pyecsca/codegen/simpleserial/Makefile.simpleserial
diff options
context:
space:
mode:
authorJ08nY2019-11-21 19:10:50 +0100
committerJ08nY2019-11-21 19:10:50 +0100
commitc8d0bff46001bd5636825c5b0bb4c896cb34a4e6 (patch)
tree2b3029c6ca37e56e86daa34069ab39da3b1a5400 /pyecsca/codegen/simpleserial/Makefile.simpleserial
downloadpyecsca-codegen-c8d0bff46001bd5636825c5b0bb4c896cb34a4e6.tar.gz
pyecsca-codegen-c8d0bff46001bd5636825c5b0bb4c896cb34a4e6.tar.zst
pyecsca-codegen-c8d0bff46001bd5636825c5b0bb4c896cb34a4e6.zip
Initialize.
Diffstat (limited to 'pyecsca/codegen/simpleserial/Makefile.simpleserial')
-rw-r--r--pyecsca/codegen/simpleserial/Makefile.simpleserial26
1 files changed, 26 insertions, 0 deletions
diff --git a/pyecsca/codegen/simpleserial/Makefile.simpleserial b/pyecsca/codegen/simpleserial/Makefile.simpleserial
new file mode 100644
index 0000000..47a0d1e
--- /dev/null
+++ b/pyecsca/codegen/simpleserial/Makefile.simpleserial
@@ -0,0 +1,26 @@
+SRC += simpleserial.c
+VPATH += :$(FIRMWAREPATH)/simpleserial/
+EXTRAINCDIRS += $(FIRMWAREPATH)/simpleserial/
+
+SS_VERS_ALLOWED = SS_VER_1_0 SS_VER_1_1
+
+define SS_VERS_LIST
+
+ +---------+--------------+
+ | Version | SS_VER value |
+ +---------+--------------+
+ | V1.0 | SS_VER_1_0 |
+ | V1.1 | SS_VER_1_1 |
+ +---------+--------------+
+
+endef
+
+# SimpleSerial version
+# To change this, define SS_VER before including this file
+ifeq ($(SS_VER),)
+ SS_VER = SS_VER_1_1
+else ifeq ($(filter $(SS_VER),$(SS_VERS_ALLOWED)),)
+ $(error Invalid SimpleSerial version: $(SS_VER); allowed verions: $(SS_VERS_LIST))
+endif
+
+CDEFS += -DSS_VER=$(SS_VER) \ No newline at end of file